Cypress Semiconductor /psoc63 /SCB0 /RX_FIFO_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RX_FIFO_CTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0TRIGGER_LEVEL0 (CLEAR)CLEAR 0 (FREEZE)FREEZE

Description

Receiver FIFO control

Fields

TRIGGER_LEVEL

Trigger level. When the receiver FIFO has more entries than the number of this field, a receiver trigger event is generated.

CLEAR

When ‘1’, the receiver FIFO and receiver shift register are cleared/invalidated. Invalidation will last for as long as this field is ‘1’. If a quick clear/invalidation is required, the field should be set to ‘1’ and be followed by a set to ‘0’. If a clear/invalidation is required for an extended time period, the field should be set to ‘1’ during the complete time period.

FREEZE

When ‘1’, hardware writes to the receiver FIFO have no effect. Freeze will not advance the RX FIFO write pointer.

Links

() ()